Mem help Plz :(
This is a discussion about Mem help Plz :( in the General Hardware category; I know this might sound dumb but yes thy greatness lol, needs help also lol What in BIOS are these timings called, Its famous on what they Co. s put put out like this.
This topic was started by garikfox, . Last reply by KlangMeister,
I know this might sound dumb but yes thy greatness lol, needs help also lol
What in BIOS are these timings called, Its famous on what they Co.s put put out like this.
2-3-2-6
And what settings in BIOS aare these ?
Like Trfc,Trc etc....
What in BIOS are these timings called, Its famous on what they Co.s put put out like this.
2-3-2-6
And what settings in BIOS aare these ?
Like Trfc,Trc etc....
Participate in our website and join the conversation
This subject has been archived. New comments and votes cannot be submitted.
Responses to this topic
I had a look into this some time ago and found this
CL - tRCD - tRP - tRAS - CR
A – B – C – D – ET
CAS Latency = A Taktzyklen
tRCD (RAS to CAS Delay) = B Taktzyklen
tRP (RAS Precharge)= C Taktzyklen
tRAS (Active to Precharge)= D Taktzyklen
Command Rate = E Taktzyklus
Taktzyklen = clock cycle
I have a more detailed description about it but its in german :D
CL - tRCD - tRP - tRAS - CR
A – B – C – D – ET
CAS Latency = A Taktzyklen
tRCD (RAS to CAS Delay) = B Taktzyklen
tRP (RAS Precharge)= C Taktzyklen
tRAS (Active to Precharge)= D Taktzyklen
Command Rate = E Taktzyklus
Taktzyklen = clock cycle
I have a more detailed description about it but its in german :D
Taken from my mobo manual
CAS Latency = Timing delay before the ram starts a read command after its received it.
tRCD (RAS to CAS Delay) = Determines the timing of the transition from RAS to CAS. The lesser number the faster it is.
tRP (RAS Precharge)= Number of cycles for RAS to be allowed to percharge. If insufficient time is allowed for RAS to accumulate its charge before the Ram refreshes then the data will be lost.
tRAS (Active to Precharge)= Determines the time RAS takes to read from and write to dram cell.
Command Rate = determines how many clock cycles the signal controller works. Usually measured in clock cycles, lower the number the faster it is but stability is compromised.
Thats basically it. If you scour the inet im sure you could come up with better descriptions of what each of these timings do/are.
Peav
CAS Latency = Timing delay before the ram starts a read command after its received it.
tRCD (RAS to CAS Delay) = Determines the timing of the transition from RAS to CAS. The lesser number the faster it is.
tRP (RAS Precharge)= Number of cycles for RAS to be allowed to percharge. If insufficient time is allowed for RAS to accumulate its charge before the Ram refreshes then the data will be lost.
tRAS (Active to Precharge)= Determines the time RAS takes to read from and write to dram cell.
Command Rate = determines how many clock cycles the signal controller works. Usually measured in clock cycles, lower the number the faster it is but stability is compromised.
Thats basically it. If you scour the inet im sure you could come up with better descriptions of what each of these timings do/are.
Peav
OP
Thx guyz i understand now !
